






REV.	DESCRIPTION	DATE	APPROVED
A-1	First release	2026-02-03	J Johnson


## FMC PINS COMMON WITH LPC





In accordance with the VITA 57.1 standard: GA0 goes to A1, GA1 goes to A0

## DEFAULTS

PERST\_N signals pulled up in case they are not connected in FPGA design and used in HOST MODE.




CPRSNT\_N signals pulled down in case they are not connected in FPGA design and used in DEVICE MODE.



HOST\_MODE\_N, LOCAL\_CLKS\_N and SBB\_ENABLE signals pulled down in case not connected in FPGA design

Defaults =  
 - HOST MODE enabled  
 - Use local clocks  
 - Sidebands A + B enabled (SFF-9402)







## EEPROM



TITLE MCIO PCIe FMC	
SHEET LPC FMC	
CONFIG. Standard	
PROJECT FPGA Drive	DRAWN J Johnson
DATE 2026-02-03	
SIZE B	SCH PIN. OP103-01-SCH.
REV. A-1	SHEET OF 16

REV.	DESCRIPTION	DATE	APPROVED
A-1	First release	2026-02-03	J Johnson

## HPC FMC PINS



**opsero**  
ELECTRONIC DESIGN

TITLE: MCIO PCIe FMC  
SHEET: HPC FMC  
CONFIG: Standard

PROJECT: FPGA Drive	DRAWN: J Johnson	DATE: 2026-02-03
SIZE: B	SCH PIN: OP103-01-SCH.	REV. A-1 SHEET OF 2

REV.	DESCRIPTION	DATE	APPROVED
A-1	First release	2026-02-03	J Johnson

Routing note:  
PCIe data P/N traces must be matched to 1mils


Routing note:  
PCIe data pairs must be length matched to 1000mils

Routing note:  
Spacing between PCIe data pairs must > 40mils

### RX REDRIVER

### MCIO X8 SLOT SFF-9402 HOST

### TX REDRIVER



J2 pin labels show the HOST configuration but the connector can be used in DEVICE mode by deasserting HOST\_MODE\_N.

I2C address:  
Channel A = 0x1A  
Channel B = 0x1B

I2C address:  
Channel A = 0x18  
Channel B = 0x19

TITLE MCIO PCIe FMC			
SHEET MCIO Socket			
CONFIG. Standard			
PROJECT	FPGA Drive	DRAWN	J Johnson
		DATE	2026-02-03
SIZE	SCH PIN.	REV.	SHEET
B	OP103-01-SCH.	A-1	3 OF 6

REV.	DESCRIPTION	DATE	APPROVED
A-1	First release	2026-02-03	J Johnson

PERST\_N signals pulled up so that they are not floating when the MCIO cable is disconnected while in DEVICE MODE

## VOLTAGE TRANSLATORS

DIR	SIGNAL
INPUT	FLOW
LOW	B -> A
HIGH	A -> B




## STANDOFFS




## SCREWS




## I2C VOLTAGE TRANSLATION




## FIDUCIALS





## INVERTER



## MOUNTING HOLES



HOST MODE      DEVICE MODE



TITLE MCIO PCIe FMC			
SHEET Translators			
CONFIG. Standard			
PROJECT FPGA Drive	DRAWN J Johnson	DATE 2026-02-03	
SIZE B	SCH PIN. OP103-01-SCH.	REV. A-1	SHEET OF 4 6

REV.	DESCRIPTION	DATE	APPROVED
A-1	First release	2026-02-03	J Johnson

## NOTES ON SUPPORT FOR OPEN COMPUTE PROJECT M-XIO

The MCIOx8 connector on this product is wired for SFF-9402 standard by default. To make the connector compatible with OCP M-XIO standard, albeit without 3P3VAUX\_MGMT, USB or FLEXIO support, assert the SBB\_DISABLE input to disconnect the sideband B signals.

Alternatively one can use an MCIOx8 to 2x MCIOx4 cable to produce two MCIOx4 interfaces that are both compatible with OCP M-XIO, albeit without 3P3VAUX\_MGMT or FLEXIO support.

To enable 3P3VAUX\_MGMT support, jumpers R38 and R39 can be loaded with 0R resistors. However, when R38 and R39 are loaded, the HOST\_MODE\_N input must always be driven LOW (or left unconnected), otherwise a voltage contention will occur with MCIOA\_SCL and/or MCIQB\_SCL signals.

**SBA\_DISABLE =**  
Disconnect sideband A signals


**SBB\_DISABLE =**  
Disconnect sideband B signals

**HOST\_MODE\_N:**  
LOW = HOST MODE  
HIGH = DEVICE MODE







Data inputs of U13, U14, U15, U17, U19 and U20 are connected with inverted polarity to optimize PCB layout.

### 3P3VAUX\_MGMT JUMPERS

(NOT LOADED)



SEL	OEn	MUX CONFIG
LOW	LOW	D to DA
HIGH	LOW	D to DB
X	HIGH	All Hi-Z




TITLE MCIO PCIe FMC			
SHEET Switches			
CONFIG. Standard			
PROJECT FPGA Drive	DRAWN J Johnson	DATE 2026-02-03	
SIZE B	SCH PIN. OP103-01-SCH.	REV. A-1	SHEET 5 OF 6

REV.	DESCRIPTION	DATE	APPROVED
A-1	First release	2026-02-03	J Johnson

CLKA/B\_F\_P/N PCIe reference clock connects to GBTCLK of the FMC, thus it is required to be LVDS according to Rule 5.54: The reference clocks, GBTCLK, shall use the LVDS signaling standard

### 100MHZ DUAL OSCILLATOR



OE pin of DSC557 device has an internal 40k pull-up as specified by datasheet.

REMOTE CLK A


SEL	OEn	MUX CONFIG
LOW	LOW	D to DA
HIGH	LOW	D to DB
X	HIGH	All Hi-Z

FMC GBTCLK0


DRIVE FMC GBTCLK0/1 FROM LOCAL OR REMOTE CLOCKS

LOCAL\_CLKS\_N input to the MCIO PCIe FMC allows selection of the clocks that are used to drive the gigabit transceivers (GBTCLK0/1). In HOST MODE, the local clocks should always be used since the connected MCIO device will not provide a clock. In DEVICE MODE, we can choose between the local clocks (generated by the FMC card) or the remote clocks provided by the MCIO host.

### 100MHZ DUAL OSCILLATOR



REMOTE CLK B



FMC GBTCLK1

**opsero**  
ELECTRONIC DESIGN

TITLE		MCIO PCIe FMC	
SHEET		Clocks	
CONFIG.		Standard	
PROJECT	FPGA Drive	DRAWN	J Johnson
		DATE	2026-02-03
SIZE	SCH PIN.	REV.	SHEET
B	OP103-01-SCH.	A-1	6 OF 6