


REV.	DESCRIPTION	DATE	APPROVED
A-2	LEDs changed to standard intensity Buck converter input caps to 22uF 25V	2024-04-19	J Johnson

MOUNTING HOLES



FIDUCIALS



STANDOFFS




SCREWS




M.2 MODULE FIXING PARTS



U_FMConnectorA
FMCCConnectorA.SchDoc



U_M2Socket1
M2Socket1.SchDoc




U_FMCCarrierConA
FMCCCarrierConA.SchDoc




U_FMCCarrierConB
FMCCCarrierConB.SchDoc



U_FMConnectorB
FMCCConnectorB.SchDoc



U_M2Socket2
M2Socket2.SchDoc



TITLE				M.2 M-key Stack FMC			
SHEET				Top			
CONFIG.				Standard			
PROJECT		FPGA Drive		DRAWN		J Johnson	
				DATE		2024-01-24	
SIZE	SCH PIN.	OP073-01-SCH.		REV.	SHEET	1	
B				A-2	OF	7	

REV.	DESCRIPTION	DATE	APPROVED
A-2	LEDs changed to standard intensity Buck converter input caps to 22uF 25V	2024-04-19	J Johnson

Routing note:
PCIe data P/N traces must
be matched to 5mils

Routing note:
PCIe data pairs must be
length matched to
1000mils

Routing note:
Spacing between PCIe
data pairs must > 40mils

OE pin of DSC557 device
has an internal 40k pull-up
as specified by datasheet.

REFCLK_FPGA_P/N PCIe reference
clock connects to GBTCLK of the FMC,
thus it is required to be LVDS according
to Rule 5.54: The reference clocks,
GBTCLK, shall use the LVDS signaling
standard

Sleep mode clock feature not supported.
SUSCLK (32kHz clock input) is not
connected at the host.

Reference clock parking not supported.
CLKREQ# (open drain output driven by
M2 module) is not connected at the host.



WAKE feature not supported.
WAKE# (open drain output driven by M2
module) is not connected at the host.

DEVSLP Sleep mode not supported.
DEVSLP input is tied to ground at the
host.


M.2 Slot 2 is powered by the FMC
connector's 12V supply which is
converted to 3.3V by DC-DC converter
TPS565247DRLR (see below).

PEDET testpoint:
3V3 = PCIE
0V = SATA


DECOUPLING CAPS




M.2 M-KEY SLOT 2



100MHZ DUAL OSCILLATOR



3.3V 5A SWITCHING POWER SUPPLY




According to M.2 standard, M.2 M-key modules are rated for 2.5A max continuous. Efficiency of the DC-DC converter TPS565247DRLR is > 90% at an output current of 5A (assuming 2x M.2 modules operating at the maximum rated load of 8.25W each) which equates to a current draw on the 12V rail of less than 1.53A. The VITA 57.1 standard specifies a minimum capacity of only 1A on the 12V rail. For this reason, if you intend to use 2x M.2 modules at full rated load (8.25W each), it is necessary to confirm that the carrier board is capable of supplying sufficient current on the 12V rail.




TITLE	M.2 M-key Stack FMC		
SHEET	M.2 Socket 2		
CONFIG.	Standard		
PROJECT	FPGA Drive	DRAWN	J Johnson
DATE	2024-01-24		
SIZE	SCH PIN.	REV.	A-2
B	OP073-01-SCH.		SHEET OF 3 7

REV.	DESCRIPTION	DATE	APPROVED
A-2	LEDs changed to standard intensity Buck converter input caps to 22uF 25V	2024-04-19	J Johnson


FMC PINS COMMON WITH LPC




I2C I/O EXTENDER



INVERTER








EEPROM



TITLE	M.2 M-key Stack FMC						
SHEET	LPC FMC						
CONFIG:	Standard						
PROJECT	FPGA Drive		DRAWN	J Johnson	DATE	2024-01-24	
SIZE	SCH P/N.	OP073-01-SCH.		REV.	A-2	SHEET	4
B						OF	7

REV.	DESCRIPTION	DATE	APPROVED
A-2	LEDs changed to standard intensity Buck converter input caps to 22uF 25V	2024-04-19	J Johnson

HPC FMC PINS









TITLE				M.2 M-key Stack FMC			
SHEET				HPC FMC			
CONFIG.				Standard			
PROJECT		FPGA Drive		DRAWN		J Johnson	
				DATE		2024-01-24	
SIZE	SCH PIN.	REV.			SHEET OF		
B		OP073-01-SCH.			A-2 5 7		

REV.	DESCRIPTION	DATE	APPROVED
A-2	LEDs changed to standard intensity Buck converter input caps to 22uF 25V	2024-04-19	J Johnson

FMC PINS COMMON WITH LPC







Pull-up to 3.3VAUX so that we are able change EEPROM address if required, even when FMC is unpowered



TITLE	M.2 M-key Stack FMC		
SHEET	Carrier LPC FMC		
CONFIG.	Standard		
PROJECT	FPGA Drive	DRAWN	J Johnson
DATE	2024-01-24		
SIZE	SCH PIN.	REV.	SHEET
B	OP073-01-SCH.	A-2	6

REV.	DESCRIPTION	DATE	APPROVED
A-2	LEDs changed to standard intensity Buck converter input caps to 22uF 25V	2024-04-19	J Johnson

HPC FMC PINS



			
TITLE M.2 M-key Stack FMC			
SHEET Carrier HPC FMC			
CONFIG. Standard			
PROJECT FPGA Drive		DRAWN J Johnson	DATE 2024-01-24
SIZE B	SCH PIN.	OP073-01-SCH.	REV. A-2 SHEET 7 OF 7