







| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |


FIDUCIALS




FMC PINS COMMON WITH LPC



EEPROM



Si511 has internal pull-up on the enable pin









In accordance with the VITA 57.1 standard: GA0 goes to A1, GA1 goes to A0

| | | | |
|------------------------|------------------------|-----------------|--------------|
| | | | |
| TITLE Ethernet FMC Max | | | |
| SHEET LPC FMC | | | |
| CONFIG. Standard | | | |
| PROJECT Ethernet FMC | DRAWN J Johnson | DATE 2024-05-24 | |
| SIZE B | SCH PIN. OP080-01-SCH. | REV. A-1 | SHEET OF 1 7 |

| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |

HPC FMC PINS



Opsero
ELECTRONIC DESIGN

TITLE: Ethernet FMC Max

SHEET: HPC FMC

CONFIG: Standard

| | | |
|-----------------------|------------------------|---------------------|
| PROJECT: Ethernet FMC | DRAWN: J Johnson | DATE: 2024-05-24 |
| SIZE: B | SCH PIN: OP080-01-SCH. | REV. A-1 SHEET OF 2 |

| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |



Expected maximum power consumption according to SNLA241:

- * VDDIO (3.3V): 58.72mA (25 deg, 100% utilisation)
- * VDDA2P5 (2.5V): 135.18mA (25 deg, 100% utilisation)
- * VDDA1P0 (1V): 124.66mA (105 deg)

Routing note:

- * MDI traces must be 50R to ground and 100R differential impedance
- * MDI traces no longer than 2000mils
- * MDI traces length matched to 20mils


Supply decoupling




Routing notes:

- * SGMII pairs must be routed with 100R differential impedance
- * Skew within a pair must be matched to 30mils


Pullups and pulldowns for unused inputs





RX_CTRL Strap:
MODE 3 - 5k76 up, 2k49 down
Autoneg disable = 0



LED_0 Strap:
MODE 2 - 10K up, 2k49 down
Mirror Enable = 0
SGMII Enable = 1



PHY address = 0001
RX_D0 (S_CLK_P) Strap:
MODE 2 - 10k up, 2k49 down
PHY addr [1:0] = 01
RX_D2 (S_OUT_P) Strap:
MODE 1 - no resistors
PHY addr [3:2] = 00



| | |
|------------------------|------------------------|
| | |
| TITLE Ethernet FMC Max | |
| SHEET Ethernet PHY 0 | |
| CONFIG. Standard | |
| PROJECT Ethernet FMC | DRAWN J Johnson |
| DATE 2024-05-24 | |
| SIZE B | SCH PIN. OP080-01-SCH. |
| REV. A-1 | SHEET OF 3 7 |

| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |


Expected maximum power consumption according to SNLA241:

- * VDDIO (3.3V): 58.72mA (25 deg, 100% utilisation)
- * VDDA2P5 (2.5V): 135.18mA (25 deg, 100% utilisation)
- * VDDA1P0 (1V): 124.66mA (105 deg)

Routing note:

- * MDI traces must be 50R to ground and 100R differential impedance
- * MDI traces no longer than 2000mils
- * MDI traces length matched to 20mils



Supply decoupling



Routing notes:

- * SGMII pairs must be routed with 100R differential impedance
- * Skew within a pair must be matched to 30mils





Pullups and pulldowns for unused inputs



RX_CTRL Strap:
MODE 3 - 5k76 up, 2k49 down
Autoneg disable = 0

LED_0 Strap:
MODE 2 - 10K up, 2k49 down
Mirror Enable = 0
SGMII Enable = 1

PHY addr = 0011
RX_D0 (S_CLK_P) Strap:
MODE 4 - 2k49 pullups
PHY addr [1:0] = 11
RX_D2 (S_OUT_P) Strap:
MODE 1 - no resistors
PHY addr [3:2] = 00



opsero
ELECTRONIC DESIGN

TITLE: Ethernet FMC Max
SHEET: Ethernet PHY 1
CONFIG: Standard

| | | |
|-----------------------|------------------------|---------------------|
| PROJECT: Ethernet FMC | DRAWN: J Johnson | DATE: 2024-05-24 |
| SIZE: B | SCH PIN: OP080-01-SCH. | REV. A-1 SHEET OF 7 |

| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |



Expected maximum power consumption according to SNLA241:

- * VDDIO (3.3V): 58.72mA (25 deg, 100% utilisation)
- * VDDA2P5 (2.5V): 135.18mA (25 deg, 100% utilisation)
- * VDDA1P0 (1V): 124.66mA (105 deg)

Routing note:



- * MDI traces must be 50R to ground and 100R differential impedance
- * MDI traces no longer than 2000mils
- * MDI traces length matched to 20mils

Supply decoupling




Routing notes:


- * SGMII pairs must be routed with 100R differential impedance
- * Skew within a pair must be matched to 30mils




Pullups and pulldowns for unused inputs



RX_CTRL Strap:
MODE 3 - 5k76 up, 2k49 down
Autoneg disable = 0





LED_0 Strap:
MODE 2 - 10K up, 2k49 down
Mirror Enable = 0
SGMII Enable = 1



PHY addr = 1100

RX_D0 (S_CLK_P) Strap:
MODE 1 - no resistors
PHY addr [1:0] = 00

RX_D2 (S_OUT_P) Strap:
MODE 4 - 2k49 pullups
PHY addr [3:2] = 11



opsero
ELECTRONIC DESIGN

TITLE: Ethernet FMC Max

SHEET: Ethernet PHY 2

CONFIG: Standard

| | | |
|-----------------------|------------------------|---------------------|
| PROJECT: Ethernet FMC | DRAWN: J Johnson | DATE: 2024-05-24 |
| SIZE: B | SCH PIN: OP080-01-SCH. | REV. A-1 SHEET OF 7 |

| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |



Expected maximum power consumption according to SNLA241:

- * VDDIO (3.3V): 58.72mA (25 deg, 100% utilisation)
- * VDDA2P5 (2.5V): 135.18mA (25 deg, 100% utilisation)
- * VDDA1P0 (1V): 124.66mA (105 deg)

Routing note:


- * MDI traces must be 50R to ground and 100R differential impedance
- * MDI traces no longer than 2000mils
- * MDI traces length matched to 20mils

Supply decoupling




Routing notes:


- * SGMII pairs must be routed with 100R differential impedance
- * Skew within a pair must be matched to 30mils



Pullups and pulldowns for unused inputs






RX_CTRL Strap:
MODE 3 - 5k76 up, 2k49 down
Autoneg disable = 0



PHY addr = 1111
RX_D0 (S_CLK_P) Strap:
MODE 4 - 2k49 pullups
PHY addr [1:0] = 11
RX_D2 (S_OUT_P) Strap:
MODE 4 - 2k49 pullups
PHY addr [3:2] = 11

LED_0 Strap:
MODE 2 - 10K up, 2k49 down
Mirror Enable = 0
SGMII Enable = 1





opsero
ELECTRONIC DESIGN

TITLE: Ethernet FMC Max
SHEET: Ethernet PHY 3
CONFIG: Standard


| | | |
|-----------------------|------------------------|---------------------|
| PROJECT: Ethernet FMC | DRAWN: J Johnson | DATE: 2024-05-24 |
| SIZE: B | SCH PIN: OP080-01-SCH. | REV: A-1 SHEET OF 7 |

| REV. | DESCRIPTION | DATE | APPROVED |
|------|----------------|------------|-----------|
| A-1 | First revision | 2024-05-24 | J Johnson |


Power supply sequencing:
When using the DP83867 in two-supply mode, there are no power sequencing requirements.



POWER GOOD LED





VOLTAGE TRANSLATION



SN74AVC4T245RSVR notes:
If either the 3.3V or VADJ supply is at ZERO, the outputs are tri-stated. The pull-up resistors on the 3.3V side ensure that the PHYs are released from reset even when VADJ is not enabled.
If the reset outputs are tri-stated by the FPGA, the VADJ side pull-ups ensure that the inputs are not floating and that the PHYs are released from reset.

| DIR | SIGNAL |
|------|--------|
| LOW | B -> A |
| HIGH | A -> B |

MOUNTING HOLES



| | |
|---------|------------------|
| | |
| TITLE | Ethernet FMC Max |
| SHEET | Power supplies |
| CONFIG. | Standard |
| PROJECT | Ethernet FMC |
| DRAWN | J Johnson |
| DATE | 2024-05-24 |
| SIZE | SCH PIN. |
| B | OP080-01-SCH. |
| REV. | A-1 |
| SHEET | 7 |
| OF | 7 |