







REV.	DESCRIPTION	DATE	APPROVED
A-1	First revision	2025-02-24	J Johnson

HPC FMC PINS







TITLE				2x QSFP28 FMC	
SHEET				HPC FMC	
CONFIG.				Standard	
PROJECT		Ethernet FMC		DATE	
SIZE		SCH PIN.		REV.	
B		OP120-01-SCH.		A-1	
SHEET		OF		2	


REV.	DESCRIPTION	DATE	APPROVED
A-1	First revision	2025-02-24	J Johnson

DIR	SIGNAL
INPUT	FLOW
LOW	B -> A
HIGH	A -> B




VOLTAGE TRANSLATION



I2C VOLTAGE TRANSLATION





QSFPO inputs are pulled to default levels in case the FMC pins have not been connected in the FPGA design.



TITLE 2x QSFP28 FMC			
SHEET Voltage Translation			
CONFIG. Standard			
PROJECT Ethernet FMC		DRAWN J Johnson	DATE 2025-02-24
SIZE B	SCH PIN.	REV. A-1 SHEET 3 OF 5	
OP120-01-SCH.			



REV.	DESCRIPTION	DATE	APPROVED
A-1	First revision	2025-02-24	J Johnson

zQSFP+ CONNECTORS




QSFP LEDS

zQSFP+ CAGES



QSFP OUTPUT PULL-UPS




We pull up to 3.3V and then translate to VADJ (rather than just pulling up to VADJ) because some QSFP modules specify a minimum pull-up voltage that is greater than 1.5V (ie. greater than the max VADJ of the Versal boards).




TITLE				2x QSFP28 FMC	
SHEET				2x QSFP28 Cages	
CONFIG.				Standard	
PROJECT		Ethernet FMC		DRAWN	
				J Johnson	
				DATE	
				2025-02-24	
SIZE		SCH PIN.		REV.	
B				A-1	
OP120-01-SCH.				SHEET 4 OF 5	


REV.	DESCRIPTION	DATE	APPROVED
A-1	First revision	2025-02-24	J Johnson



JITTER-ATTENUATING CLOCK MULTIPLIER



POWER GOOD LED



For the POWER GOOD LED to turn ON, the FMC's PG signal must be HIGH and the 3.3V from the buck converter must be active. Failure from either of those will result in this LED being OFF.

TITLE 2x QSFP28 FMC			
SHEET Power, Clocks and I2C Switch			
CONFIG. Standard			
PROJECT Ethernet FMC		DRAWN J Johnson	DATE 2025-02-24
SIZE B	SCH PIN. OP120-01-SCH.	REV. A-1	SHEET OF 5